Loading...
Logic synthesis and verification algorithms
| Main Author: | |
|---|---|
| Format: | Printed Book |
| Published: |
Boulder:
Springer,
1996.
|
| LEADER | 00441nam a22001217a 4500 | ||
|---|---|---|---|
| 999 | |c 216141 |d 216141 | ||
| 020 | |a 9780387310046 | ||
| 082 | |a 621.395 |b HAC | ||
| 100 | |a Hachtel, Gary D | ||
| 245 | |a Logic synthesis and verification algorithms |c Hachtel, Gary D.; Somenzi, Fabio | ||
| 260 | |a Boulder: |b Springer, |c 1996. | ||
| 942 | |c BK | ||
| 952 | |0 0 |1 0 |4 0 |6 621_395000000000000_HAC |7 0 |9 230080 |a DFS |b DFS |d 2019-12-11 |l 0 |o 621.395 HAC |p DFS3952 |r 2019-12-11 |w 2019-12-11 |y BK | ||