|
|
|
|
LEADER |
00812nam a2200169Ia 4500 |
008 |
150624b xxu||||| |||| 00| 0 eng d |
020 |
|
|
|a 8172248911
|
020 |
|
|
|a 8172248911
|
082 |
|
|
|a 621.395
|
245 |
|
|
|a Digital systems testing and testable design /
|c edited by Miron Abramovici
|
260 |
|
|
|a Mumbai:
|b Jaico Publishing,
|c 2001.
|
300 |
|
|
|a 652 p.
|
505 |
|
|
|a 1. Modeling 2. Logic simulation 3. Fault modeling 4. Fault simulation 5. Testing for single stuck faults 6. Testing for bridging faults 7. Functional testing 8. Design for testability 9. Compression techniques 10. Built-in self-test 11. Logic-lev
|
700 |
|
|
|a Abramovici, Miron
|e editor.
|
942 |
|
|
|c TXT
|
999 |
|
|
|c 53759
|d 53759
|
952 |
|
|
|0 0
|1 0
|4 0
|6 621_395000000000000_ABR_D
|7 0
|9 53737
|a UL
|b UL
|c SEC
|d 2012-10-27
|l 0
|o 621.395 ABR/D
|p 77062
|r 2012-10-27
|y TXT
|