Carregant...
Chip design for submicron VLSI: CMOS layout and simulation
| Autor principal: | Vyemura, John P. |
|---|---|
| Format: | Printed Book |
| Publicat: |
Canada
Cengage learning
2006
|
| Matèries: |
Ítems similars
-
Chip design for submicron VLSI CMOS layout and simulation
per: Uyemura, John P.
Publicat: (2006) -
Design of systems on a chip: design and test
per: Reis, Ricardo
Publicat: (2006) - Chip Design for Submicorn VLSI: CMOS Layout ad Simulation /
-
Future of chip design industry
per: Menon, Pvg -
RFID security Techniques, protocols and system-on-chip design /
Publicat: (2008)