Chip Design for Submicorn VLSI: CMOS Layout ad Simulation