APA citiranje

Chip Design for Submicorn VLSI: CMOS Layout ad Simulation. Cengage learning.

Chicago Edition Citation

Chip Design for Submicorn VLSI: CMOS Layout Ad Simulation. Cengage learning.

MLA citiranje

Chip Design for Submicorn VLSI: CMOS Layout Ad Simulation. Cengage learning.