Citazione APA

Chip Design for Submicorn VLSI: CMOS Layout ad Simulation. Cengage learning.

Stile di citazione Chicago

Chip Design for Submicorn VLSI: CMOS Layout Ad Simulation. Cengage learning.

Citazione MLA

Chip Design for Submicorn VLSI: CMOS Layout Ad Simulation. Cengage learning.