APA aipamena

Chip Design for Submicorn VLSI: CMOS Layout ad Simulation. Cengage learning.

Chicago Style aipamena

Chip Design for Submicorn VLSI: CMOS Layout Ad Simulation. Cengage learning.

MLA aipamena

Chip Design for Submicorn VLSI: CMOS Layout Ad Simulation. Cengage learning.