Cita APA

Chip Design for Submicorn VLSI: CMOS Layout ad Simulation. Cengage learning.

Citación estilo Chicago

Chip Design for Submicorn VLSI: CMOS Layout Ad Simulation. Cengage learning.

Cita MLA

Chip Design for Submicorn VLSI: CMOS Layout Ad Simulation. Cengage learning.