APA Edition Citation

Chip Design for Submicorn VLSI: CMOS Layout ad Simulation. Cengage learning.

Chicago Edition Citation

Chip Design for Submicorn VLSI: CMOS Layout Ad Simulation. Cengage learning.

MLA Edition Citation

Chip Design for Submicorn VLSI: CMOS Layout Ad Simulation. Cengage learning.

Advarsel: Disse citationer er muligvist ikke 100% nøjagtige.