Chip Design for Submicorn VLSI: CMOS Layout ad Simulation. Cengage learning.
Chicago Edition CitationChip Design for Submicorn VLSI: CMOS Layout Ad Simulation. Cengage learning.
MLA Edition CitationChip Design for Submicorn VLSI: CMOS Layout Ad Simulation. Cengage learning.
Warning: These citations may not always be 100% accurate.