|
|
|
|
| LEADER |
00797nam a2200253 a 4500 |
| 001 |
adlib96000001 |
| 003 |
ViArRB |
| 005 |
20151026132424.0 |
| 008 |
960221s1955 dcuabcdjdbkoqu001 0deng d |
| 020 |
|
|
|a 9780470060704
|
| 022 |
|
|
|
| 040 |
|
|
|a Adlib
|
| 082 |
|
|
|a 621.3.049.77
|
| 245 |
|
|
|a FSM- based digital design using verilog HDL
|
| 250 |
|
|
|
| 260 |
|
|
|a Chichester
|b John Wiley & Sons
|c 2008
|
| 300 |
|
|
|a xiii, 391p
|
| 500 |
|
|
|a Include CD ROMS
|
| 100 |
|
|
|a Minns, Peter
|
| 700 |
|
|
|a Elliott, Ian
|
| 942 |
|
|
|c BK
|6 _
|
| 653 |
|
|
|a Verilog (computer hardware description language)
|a Digital electronics
|a Electronics
|a Sequential machine theory
|
| 999 |
|
|
|c 48415
|d 48415
|
| 952 |
|
|
|0 0
|1 0
|4 0
|6 621304977_MIN
|7 0
|9 61058
|a UL
|b UL
|d 2010-06-16
|o 621.3.049.77 MIN
|p 00062044
|r 2010-06-16
|w 2010-06-16
|y BK
|