|
|
|
|
| LEADER |
00748nam a2200253 a 4500 |
| 001 |
adlib96000001 |
| 003 |
ViArRB |
| 005 |
20151026132416.0 |
| 008 |
960221s1955 dcuabcdjdbkoqu001 0deng d |
| 020 |
|
|
|a 9780470823231
|
| 022 |
|
|
|
| 040 |
|
|
|a Adlib
|
| 082 |
|
|
|a 621.38
|
| 245 |
|
|
|a Digital system designs and practices:using verilog HDL and FPGAs
|
| 250 |
|
|
|
| 260 |
|
|
|a Singapore
|b John Wiley & Sons
|c 2008
|
| 300 |
|
|
|a xxiv,809p
|
| 500 |
|
|
|a
|
| 100 |
|
|
|a Lin, Ming - Bo
|
| 700 |
|
|
|
| 942 |
|
|
|c BK
|6 _
|
| 653 |
|
|
|a Digital electronics
|a Electronics
|a Field programmable gate array
|a VHDL
|
| 999 |
|
|
|c 48100
|d 48100
|
| 952 |
|
|
|0 0
|1 0
|4 0
|6 62138_LIN
|7 0
|9 60718
|a UL
|b UL
|d 2010-06-16
|l 1
|o 621.38 LIN
|p 00061722
|r 2011-10-04
|s 2011-09-22
|w 2010-06-16
|y BK
|